

In the Claims

This listing of claims will replace all prior versions and listings of claims in the application:

1 1. (Original) A compressor of a multiplier comprising:
2 a first compressor, wherein said first compressor comprises:
3 a first plurality of inputs;
4 a summation output;
5 a first carry bit output; and
6 a first plurality of transistor paths connecting each of
7 said first plurality of inputs to said summation output, wherein a
8 first compressor critical transistor stage path level within said
9 first compressor is less than seven; and
10 a successive compressor, wherein said successive compressor
11 comprises:
12 a second plurality of inputs; and
13 a plurality of successive transistor paths connecting at
14 least one of said first plurality of inputs to said first carry bit
15 output and connecting said first carry bit output to at least one
16 of said second plurality of inputs, wherein a successive compressor
17 critical transistor stage path level within said successive
18 compressor is less than eight.

1 2. (Original) The compressor of claim 1, wherein said first
2 compressor further comprises:
3 a second carry bit output; and
4 a second plurality of transistor paths connecting each of said
5 first plurality of inputs to said second carry bit output.

1 3. (Original) The compressor of claim 2, wherein each of said
2 first plurality of transistor paths, each of said second plurality
3 of transistor paths, and each of said plurality of successive

4 transistor paths comprises a plurality of switches and a plurality
5 of inverters.

1 4. (Original) The compressor of claim 3, wherein said switches
2 and said inverters form a plurality of logic stages for each of
3 said first plurality of inputs.

1 5. (Original) The compressor of claim 4, wherein at least one of
2 said logic stages for at least one of said first plurality of
3 inputs is a transfer gate XOR stage and at least one of said logic
4 stages for at least one of said first plurality of inputs is a
5 transfer gate XNOR stage.

1 6. (Original) The compressor of claim 3, wherein when one of said
2 first plurality of inputs is connected to a source of one said
3 switches, said input is not connected to a gate of another of said
4 switches, and when one of said first plurality of inputs is
5 connected to a gate of one said switches, said input is not
6 connected to a source of another of said switches.

1 7. (Original) The compressor of claim 3, wherein a drain of each
2 of said switches is not connected to a source of another of said
3 switches.

1 8. (Original) The compressor of claim 4, wherein when one of said
2 inverters within one of said logic stages is connected to a source
3 of one of said switches within the same logic stage as said
4 inverter, said inverter is not connected to a gate of another of
5 said switches within the same logic stage as said inverter, and
6 when one of said inverters within one of said logic stages is
7 connected to a gate of one of said switches within the same logic
8 stage as said inverter, said inverter is not connected to a source

9 of another of said switches within the same logic stage as said
10 inverter.

1 9. (Original) The compressor of claim 4, wherein a first
2 compressor critical logic stage path level is three within said
3 first compressor and a successive compressor critical logic stage
4 path level is three within said successive compressor.

1 10. (Original) The compressor of claim 2, wherein said first
2 compressor critical transistor stage path level within said first
3 compressor is six and said successive compressor critical
4 transistor stage path level within said successive compressor is
5 seven.

1 11. (Original) The compressor of claim 10, wherein a number of
2 said first plurality of inputs is five.

1 12. (Original) The compressor of claim 4, wherein a first
2 compressor critical logic stage path level is less than four and a
3 successive compressor critical logic stage path level is less than
4 four.

1 13. (Original) The compressor of claim 2, wherein a number of
2 binary ones in the first plurality of inputs is the sum of two
3 times the first carry bit output, two times the second carry bit
4 output, and the summation output.

1 14. (Original) The compressor of claim 13, wherein the summation
2 output, the second carry bit output, and the first carry bit
3 output, are logically expressed as

$$\begin{aligned} 4 \quad & S_o = ((B_i \oplus C_i) \oplus (D_i \oplus A_i)) \oplus X_i; \\ 5 \quad & C_o = ((B_i \oplus C_i) \oplus (D_i \oplus A_i)) \cdot X_i + \overline{((B_i \oplus C_i) \oplus (D_i \oplus A_i))} \\ 6 \quad & \quad \cdot A_i; \text{ and} \\ 7 \quad & X_o = (B_i \oplus C_i) \cdot D_i + \overline{(B_i \oplus C_i)} \cdot B_i. \end{aligned}$$

Claims 15 to 26. (Canceled)

1 27. (Original) A compressor of a multiplier comprising:
2 a first compressor, wherein said first compressor comprises:
3 a first plurality of inputs;
4 a summation output;
5 a first carry bit output;
6 a first plurality of transistor paths comprising a
7 plurality of switches and a plurality of inverters connecting each
8 of said first plurality of inputs to said summation output;
9 a second carry bit output; and
10 a second plurality of transistor paths comprising a
11 plurality of switches and a plurality of inverters connecting each
12 of said first plurality of inputs to said second carry bit output,
13 wherein when one of said first plurality of inputs is connected to
14 a source of one said switches, said input is not connected to a
15 gate of another of said switches, and when one of said first
16 plurality of inputs is connected to a gate of one said switches,
17 said input is not connected to a source of another of said
18 switches.

1 28. (Original) The compressor of claim 27, further comprising:
2 a successive compressor, wherein said successive compressor
3 comprises:

4 a second plurality of inputs; and
5 a plurality of successive transistor paths connecting at
6 least one of said first plurality of inputs to said first carry bit
7 output and connecting said first carry bit output to at least one
8 of said second plurality of inputs.

1 29. (Original) A compressor of a multiplier comprising:
2 a first plurality of inputs;
3 a summation output;
4 a first carry bit output;
5 a first plurality of transistor paths connecting each of
6 said first plurality of inputs to said summation output;
7 a second carry bit output; and
8 a second plurality of transistor paths connecting each of
9 said first plurality of inputs to said second carry bit output,
10 wherein each of said second plurality of transistor paths comprises
11 a plurality of switches and a plurality of inverters, wherein a
12 drain of each of said switches is not connected to a source of
13 another of said switches.

1 30. (Original) The compressor of claim 29, further comprising:
2 a successive compressor, wherein said successive compressor
3 comprises:
4 a second plurality of inputs; and
5 a plurality of successive transistor paths connecting at
6 least one of said first plurality of inputs to said first carry bit
7 output and connecting said first carry bit output to at least one
8 of said second plurality of inputs.

1 31. (Original) A compressor of a multiplier comprising:
2 a first compressor, wherein said first compressor comprises:
3 a first plurality of inputs;

4 a summation output;
5 a first carry bit output;
6 a first plurality of transistor paths connecting each of
7 said first plurality of inputs to said summation output;
8 a second carry bit output; and
9 a second plurality of transistor paths connecting each of
10 said first plurality of inputs to said second carry bit output,
11 wherein each of said first plurality of transistor paths and each
12 of said second plurality of transistor paths comprises a plurality
13 of switches and a plurality of inverters and said switches and said
14 inverters form a plurality of logic stages for each of said first
15 plurality of inputs and said at least one carry bit input, wherein
16 when one of said inverters within one of said logic stages is
17 connected to a source of one of said switches within the same logic
18 stage as said inverter, said inverter is not connected to a gate of
19 another of said switches within the same logic stage as said
20 inverter, and when one of said inverters within one of said logic
21 stages is connected to a gate of one of said switches within the
22 same logic stage as said inverter, said inverter is not connected
23 to a source of another of said switches within the same logic stage
24 as said inverter.

1 32. (Original) The compressor of claim 31, further comprising:
2 a successive compressor, wherein said successive compressor
3 comprises:
4 a second plurality of inputs; and
5 plurality of successive transistor paths connecting at
6 least one of said first plurality of inputs to said first carry bit
7 output and connecting said first carry bit output to at least one
8 of said second plurality of inputs.

1 33. (Original) A compressor of a multiplier comprising:
2 a first compressor, wherein said first compressor comprises:
3 a first plurality of inputs;
4 a first carry bit output;
5 a second carry bit output; and
6 a first plurality of transistor paths connecting each of
7 said first plurality of inputs to said second carry bit output,
8 wherein a first compressor critical transistor stage path level
9 within said first compressor is less than seven; and
10 a successive compressor, wherein said successive compressor
11 comprises:
12 a second plurality of inputs; and
13 a plurality of successive transistor paths connecting at
14 least one of said first plurality of inputs to said first carry bit
15 output and connecting said first carry bit output to at least one
16 of said second plurality of inputs, wherein a successive compressor
17 critical transistor stage path level within said successive
18 compressor is less than eight.

1 34. (Original) The compressor of claim 33, wherein each of said
2 first plurality of transistor paths and each of said plurality of
3 successive transistor paths comprises a plurality of switches and a
4 plurality of inverters and said switches and said inverters form a
5 plurality of logic stages for each of said first plurality of
6 inputs, wherein a first compressor critical logic stage path level
7 is less than four and a successive compressor critical logic stage
8 path level is less than four.

Claims 35 and 36. (Canceled)